Regviz

Silicon Labs /BGM240PA32VNA /MODEM_S /SRC2NCOCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SRC2NCOCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/SRC2NCOCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SRC2NCOEN)SRC2NCOEN 0PHASEPERCLK

Description

No Description

Fields

SRC2NCOEN

Enable SRC2 NCO supplemental clock
PHASEPERCLK

Phase step per clock cycle

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data